

info@atrinelec.com



@atrinelec






Pulse Width Modulator Control Circuits


The SG3525A, SG3527A pulse width modulator control circuits offer improved performance and lower external parts count when implemented for controlling all types of switching power supplies. The on-chip +5.1 V reference is trimmed to ±1% and the error amplifier has an input common-mode voltage range that includes the reference voltage, thus eliminating the need for external divider resistors. A sync input to the oscillator enables multiple units to be slaved or a single unit to be synchronized to an external system clock. A wide range of deadtime can be programmed by a single resistor connected between the CT and Discharge pins. These devices also feature built-in soft-start circuitry, requiring only an external timing capacitor. A shutdown pin controls both the soft-start circuitry and the output stages, providing instantaneous turn off through the PWM latch with pulsed shutdown, as well as soft-start recycle with longer shutdown commands. The under voltage lockout inhibits the outputs and the changing of the soft–start capacitor when V_{CC} is below nominal. The output stages are totem-pole design capable of sinking and sourcing in excess of 200 mA. The output stage of the SG3525A features NOR logic resulting in a low output for an off-state while the SG3527A utilized OR logic which gives a high output when off.


- 8.0 V to 35 V Operation
- 5.1 V \pm 1.0% Trimmed Reference
- 100 Hz to 400 kHz Oscillator Range
- Separate Oscillator Sync Pin
- Adjustable Deadtime Control
- Input Undervoltage Lockout
- Latching PWM to Prevent Multiple Pulses
- Pulse-by-Pulse Shutdown
- Dual Source/Sink Outputs: ±400 mA Peak



PULSE WIDTH MODULATOR CONTROL CIRCUITS

SEMICONDUCTOR TECHNICAL DATA





ORDERING INFORMATION

Device	Operating Temperature Range	Package
SG3525AN		Plastic DIP
SG3525ADW	$T_A = 0^\circ$ to +70°C	SO-16L
SG3527AN		Plastic DIP

© Motorola, Inc. 1996

MAXIMUM RATINGS (Note 1)

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	+40	Vdc
Collector Supply Voltage	VC	+40	Vdc
Logic Inputs		-0.3 to +5.5	V
Analog Inputs		–0.3 to V_{CC}	V
Output Current, Source or Sink	IO	±500	mA
Reference Output Current	I _{ref}	50	mA
Oscillator Charging Current		5.0	mA
Power Dissipation (Plastic & Ceramic Package) $T_A = +25^{\circ}C$ (Note 2) $T_C = +25^{\circ}C$ (Note 3)	PD	1000 2000	mW
Thermal Resistance Junction-to-Air	R _{θJA}	100	°C/W
Thermal Resistance Junction-to-Case	R _θ JC	60	°C/W
Operating Junction Temperature	ТJ	+150	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C
Lead Temperature (Soldering, 10 seconds)	TSolder	+300	°C

NOTES: 1. Values beyond which damage may occur.

2. Derate at 10 mW/°C for ambient temperatures above +50°C.

3. Derate at 16 mW/°C for case temperatures above +25°C.

RECOMMENDED OPERATING CONDITIONS

Characteristics	Symbol	Min	Max	Unit
Supply Voltage	V _{CC}	8.0	35	Vdc
Collector Supply Voltage	VC	4.5	35	Vdc
Output Sink/Source Current (Steady State) (Peak)	lo	0 0	±100 ±400	mA
Reference Load Current	Iref	0	20	mA
Oscillator Frequency Range	f _{osc}	0.1	400	kHz
Oscillator Timing Resistor	RT	2.0	150	kΩ
Oscillator Timing Capacitor	CT	0.001	0.2	μF
Deadtime Resistor Range	RD	0	500	Ω
Operating Ambient Temperature Range	T _A	0	+70	°C

APPLICATION INFORMATION

Shutdown Options (See Block diagram, front page)

Since both the compensation and soft–start terminals (Pins 9 and 8) have current source pull–ups, either can readily accept a pull–down signal which only has to sink a maximum of $100 \ \mu$ A to turn off the outputs. This is subject to the added requirement of discharging whatever external capacitance may be attached to these pins.

An alternate approach is the use of the shutdown circuitry of Pin 10 which has been improved to enhance the available shutdown options. Activating this circuit by applying a positive signal on Pin 10 performs two functions: the PWM latch is immediately set providing the fastest turn–off signal to the outputs; and a 150 μ A current sink begins to discharge the external soft–start capacitor. If the shutdown command is short, the PWM signal is terminated without significant discharge of the soft–start capacitor, thus, allowing, for example, a convenient implementation of pulse–by–pulse current limiting. Holding Pin 10 high for a longer duration, however, will ultimately discharge this external capacitor, recycling slow turn–on upon release.

Pin 10 should not be left floating as noise pickup could conceivably interrupt normal operation.

ELECTRICAL CHARACTERISTICS (V _{CC} = +20 Vdc, T _A = T _{low} to T _{high} [Note 4], unless otherwise noted.	ELECTRICAL CHARACTERISTICS	$(V_{CC} = +20 \text{ Vdc}, T_A = T_I$	low to Thigh [Note 4], unless	otherwise noted.)
---	----------------------------	--	-------------------------------	-------------------

Characteristics	Symbol	Min	Тур	Max	Unit
REFERENCE SECTION		•			
Reference Output Voltage ($T_J = +25^{\circ}C$)	V _{ref}	5.00	5.10	5.20	Vdc
Line Regulation (+8.0 V \leq V _{CC} \leq +35 V)	Reg _{line}	-	10	20	mV
Load Regulation (0 mA \leq I _L \leq 20 mA)	Regload	-	20	50	mV
Temperature Stability	$\Delta V_{ref} / \Delta T$	-	20	-	mV
Total Output Variation Includes Line and Load Regulation over Temperature	ΔV _{ref}	4.95	-	5.25	Vdc
Short Circuit Current ($V_{ref} = 0 V, T_J = +25^{\circ}C$)	ISC	-	80	100	mA
Output Noise Voltage (10 Hz \leq f \leq 10 kHz, T _J = +25°C)	Vn	-	40	200	μV _{rms}
Long Term Stability ($T_J = +125^{\circ}C$) (Note 5)	S	-	20	50	mV/kh
OSCILLATOR SECTION (Note 6, unless otherwise noted.)					•
Initial Accuracy ($T_J = +25^{\circ}C$)		-	±2.0	±6.0	%
Frequency Stability with Voltage (+8.0 V \leq V _{CC} \leq +35 V)	$\frac{\Delta f_{OSC}}{D_{VCC}}$	-	±1.0	±2.0	%
Frequency Stability with Temperature	$\frac{\Delta f_{OSC}}{D_{T}}$	-	±0.3	-	%
Minimum Frequency (R _T = 150 k Ω , C _T = 0.2 μ F)	fmin	-	50	_	Hz
Maximum Frequency (R_T = 2.0 k Ω , C_T = 1.0 nF)	fmax	400	-	-	kHz
Current Mirror (I _{RT} = 2.0 mA)		1.7	2.0	2.2	mA
Clock Amplitude		3.0	3.5	-	V
Clock Width ($T_J = +25^{\circ}C$)		0.3	0.5	1.0	μs
Sync Threshold		1.2	2.0	2.8	V
Sync Input Current (Sync Voltage = +3.5 V)		_	1.0	2.5	mA
ERROR AMPLIFIER SECTION (V _{CM} = +5.1 V)			•		
Input Offset Voltage	VIO	-	2.0	10	mV
Input Bias Current	IIB	-	1.0	10	μΑ
Input Offset Current	lio	_	-	1.0	μA
DC Open Loop Gain ($R_L \ge 10 M\Omega$)	Avol	60	75	-	dB
Low Level Output Voltage	VOL	_	0.2	0.5	V
High Level Output Voltage	V _{OH}	3.8	5.6	-	V
Common Mode Rejection Ratio (+1.5 V \leq V_CM \leq +5.2 V)	CMRR	60	75	-	dB
Power Supply Rejection Ratio (+8.0 V \leq V _{CC} \leq +35 V)	PSRR	50	60	-	dB
PWM COMPARATOR SECTION	I		•		
Minimum Duty Cycle	DC _{min}	-	-	0	%
Maximum Duty Cycle	DC _{max}	45	49	-	%
Input Threshold, Zero Duty Cycle (Note 6)	V _{th}	0.6	0.9	-	V
Input Threshold, Maximum Duty Cycle (Note 6)	V _{th}	-	3.3	3.6	V
Input Bias Current	IIB	-	0.05	1.0	μA


NOTES: 4. T_{Iow} = 0° for SG3525A, 3527A T_{high} = +70°C for SG3525A, 3527A
5. Since long term stability cannot be measured on each device before shipment, this specification is an engineering estimate of average stability from lot to lot.
6. Tested at f_{osc} = 40 kHz (R_T = 3.6 kΩ, C_T = 0.01 μF, R_D = 0Ω).


ELECTRICAL CHARACTERISTICS (Continued)

Characteristics	Symbol	Min	Тур	Max	Unit
SOFT-START SECTION	•			•	
Soft–Start Current (V _{shutdown} = 0 V)		25	50	80	μA
Soft–Start Voltage (V _{shutdown} = 2.0 V)		-	0.4	0.6	V
Shutdown Input Current (V _{Shutdown} = 2.5 V)		-	0.4	1.0	mA
OUTPUT DRIVERS (Each Output, V _{CC} = +20 V)					
Output Low Level (I _{sink} = 20 mA) (I _{sink} = 100 mA)	VOL		0.2 1.0	0.4 2.0	V
Output High Level (I _{source} = 20 mA) (I _{source} = 100 mA)	VOH	18 17	19 18		V
Under Voltage Lockout (V8 and V9 = High)	VUL	6.0	7.0	8.0	V
Collector Leakage, V _C = +35 V (Note 7)	IC(leak)	_	-	200	μΑ
Rise Time (C _L = 1.0 nF, T _J = 25° C)	tr	_	100	600	ns
Fall Time (C _L = 1.0 nF, T _J = 25°C)	tf	-	50	300	ns
Shutdown Delay (V _{DS} = +3.0 V, C _S = 0, T _J = +25°C)	t _{ds}	-	0.2	0.5	μs
Supply Current (V _{CC} = +35 V)	ICC	-	14	20	mA

NOTE: 7. Applies to SG3525A only, due to polarity of output pulses.

Lab Test Fixture








Figure 3. Error Amplifier Open Loop Frequency Response




Figure 5. Oscillator Schematic (SG3525A)




Figure 4. Output Saturation Characteristics (SG3525A)




Figure 6. Error Amplifier Schematic (SG3525A)




Figure 7. SG3525A Output Circuit (1/2 Circuit Shown)






Figure 8. Single–Ended Supply




For single–ended supplies, the driver outputs are grounded. The V_C terminal is switched to ground by the totem–pole source transistors on alternate oscillator cycles.

Figure 10. Driving Power FETS




The low source impedance of the output drivers provides rapid charging of power FET input capacitance while minimizing external components.

Figure 9. Push–Pull Configuration




In conventional push–pull bipolar designs, forward base drive is controlled by R1–R3. Rapid turn–off times for the power devices are achieved with speed–up capacitors C1 and C2.

Figure 11. Driving Transformers in a Half–Bridge Configuration



Low power transformers can be driven directly by the SG3525A. Automatic reset occurs during deadtime, when both ends of the primary winding are switched to ground.

SG3525A SG3527A OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and **Was Personal** induced or unauthorized use, even if such claim alleges that Motorola Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

 \Diamond

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 INTERNET: http://Design_NET.com JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

